



A Highly Reliable Embedded STT-MRAM Physical Unclonable Function with Two-Step Post-Processing

¹Donghan Ko, ¹Wangyu Lee, and ¹Seong-Ook Jung
¹Yonsei University, Korea



1. Introduction

2T-2MTJ STT-MRAM bit cell

MTJ_A, MTJ_B, WL, SL, SLB

ST-INV based Unstable Cell Detection

Unstable cell, Write-back, Self-terminated Write-back

Entropy Source	Cell Area (F ²)	Endurance	Stabilization Method	Discarded Cell	On-chip Hardware	Off-chip Hardware	Test Time
RO	>10000	High	ECC	No	High	High	Medium
SRAM	>400	High	Remapping	No	Low	High	Medium
Arbiter	>10000	High	TMV	No	Low	Low	Medium
Diode INV.	>500	High	Masking	Yes	High	High	Medium
RRAM	169	Low (<10 ⁶)	HCI burn-in	No	Low	Low	High
STT-MRAM (This work)	115	High (>10 ¹⁴)	This work	No	Low	Low	Low

- 기존 PUF Cell은 높은 면적을 가지고 있으며, post-processing 적용 시 높은 hardware overhead의 한계를 보임
- 제안 PUF는 2T-2MTJ cell을 사용하여 면적이 작으며, hardware overhead가 적으며 동시에 낮은 BER 달성이 가능한 post-processing을 제안함.

2. Proposed ESMOC-SA

ESMOC-SA

2nd stage, 1st stage

SA_OUT, SC_OUT, AMP, PRE, WL, BL, R_{CELL}, R_{REF}

- PUF는 device의 variation 차이를 sensing 하기 때문에, sensing margin이 적으며 transistor mismatch에 의한 randomness 저하가 발생함
- Enhanced sensing margin offset-cancel SA (ESMOC-SA)를 제안
- 제안 SA은 dual-input stacked inverter based latch를 이용하여 sensing margin이 높으며, offset-cancel capacitor로 인해 mismatch 영향 적음

3. Proposed Post-Processing

<Flow Chart>

Initial Enrollment @ 1V & 25°C
Generate digitized response from the intrinsic variation of MTJ device

Search unstable bits
Change the trip voltage of schmitt trigger inverter to search unstable bits

Unstable? (WB = 1)

No: Use

Yes: Write-back

Enroll new golden key
Unstable bits are stabilized by write-back

<ST-INV based Unstable Cell Detection>

ST-INV 2 V_{TRIP}: 690 ~ 753 mV
ST-INV 1 V_{TRIP}: 600 ~ 667 mV

<Self-terminated Write-back>

Write Driver, Termination Circuit, NAND-based SC, ST-INV

SA_OUT, SA_OUTB, T_OUT, T_OUTB, WB_EN, WB


Timing Diagram

STUD, PH1, PH2, PH3, STWB

WL, AMP, SA_OUT/B, TOUT, TOUTB, WB_EN, WB, AP, R_{MTJA}, WD


- 제안 post-processing은 Schmitt-trigger inverter의 trip voltage를 trimming하여 unstable cell 판별
- 이후 unstable cell은 self-terminated write-back을 이용하여, stabilization 진행
- Masking과 비교하여, Off-chip hardware가 필요하지 않아, hardware overhead가 적음

4. Simulation Results



- 10K Monte Carlo post-layout simulation을 통해 제안 SA의 read yield를 검증함
- MTJ device의 resistance가 적은 상황에서도, 최신 SA 구조와 비교하여 높은 read yield 달성이 가능
- PUF의 high randomness 달성에 적합

5. Chip Measurement Results & Conclusion



- 28nm FDSOI 공정에서, PUF의 성능 test 진행
- 제안 PUF는 0.4956의 Inter-HD를 달성하여, 높은 randomness 검증
- 0.8V~1.2V, -25°C~75 °C 구간에서 worst BER 0.0046% 달성